

FIG. 1




FIG. 2

The diagram illustrates a battery pack monitoring system for a pack with n cells. The cells are labeled $S_1, S_2, S_3, \dots, S_n$ and are connected in series between a common ground and a common positive rail. Each cell S_i is connected to a current bypass voltage detection circuit (a1, a2, a3, ..., an) and a malfunction detection circuit (b1, b2, b3, ..., bn). The current bypass voltage detection circuit for cell S_i includes a resistor R_i and a MOSFET Q_i in parallel with the cell. The malfunction detection circuit for cell S_i includes an OR gate OR_i and an AND gate AND_i . The OR gate OR_i has inputs from the current bypass voltage detection circuit and the malfunction detection circuit. The AND gate AND_i has inputs from the current bypass voltage detection circuit and the malfunction detection circuit. The output of the AND gate AND_i is connected to an OR gate OR_{i+1} for the next cell. The output of the OR gate OR_n is connected to a charge/discharge control circuit (5). The charge/discharge control circuit (5) is also connected to the common positive rail and the common ground. The charge/discharge control circuit (5) is also connected to the common positive rail and the common ground. The charge/discharge control circuit (5) is also connected to the common positive rail and the common ground.




FIG. 3




FIG. 4




FIG. 5




FIG. 6

